Publicaciones en colaboración con investigadores/as de Sogang University (1)

1998

  1. Interleaving buffer insertion and transistor sizing into a single optimization

    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, Núm. 4, pp. 625-633