An efficient algorithm for low power pass transistor logic synthesis
- Shelar, RS
- Sapatnekar, SS
ISBN: 0-7695-1441-3
Datum der Publikation: 2002
Seiten: 87-92
Kongress: 7th Asia and South Pacific Design Automation Conference/15th International Conference on VLSI Design
Art: Konferenz-Beitrag