Gate size optimization for row-based layouts

  1. Maheshwari, Naresh
  2. Sapatnekar, Sachin S.
Proceedings:
Midwest Symposium on Circuits and Systems

Year of publication: 1995

Volume: 2

Pages: 777-780

Type: Conference paper