Gate size optimization for row-based layouts

  1. Maheshwari, Naresh
  2. Sapatnekar, Sachin S.
Actes de conférence:
Midwest Symposium on Circuits and Systems

Année de publication: 1995

Volumen: 2

Pages: 777-780

Type: Communication dans un congrès